

ECE 2020 Exam 1 Review

Instructor: Samuel Talkington

September 17th, 2024


Logistics

- Now available:
 - HW 2—due September 17th **with optional 2 day extension** to Thursday, September 19th.
 - Lab report—due September 24th, 11:59pm
- Schedule for the next two weeks:
 - First exam, September 19th, in-class.

Agenda

Today's agenda

- HW1 review
- Puzzle review
- CMOS review
- Karnaugh maps
- SOP form



Source: r/minecraft

Agenda

- Today, September 10:
 - HW 1 review
 - Course schedule update
 - CMOS logic design review
 - Karnaugh maps and SoP forms
- Thursday, September 12: **Lab**—due Fri. Sep 20th, 11:59pm.
- Tuesday, September 17:
 - (Time permitting): Timing Diagrams (approx. half lecture)
 - Exam review (half lecture, and after class).

What to expect on the first exam

The exam will take 60 minutes and will be similar to homework assignments, but more brief and conceptual. There will be 3-4 problems

- 1 Boolean algebra and logic function simplification ✓
- 2 Logic gates, operations, and circuits. ✓
- 3 CMOS circuits ✓

A single page of notes is permitted.

60%-70% HW1 material, 30%-40% HW2 material.

Lab 1 review

CMOS recap

$$Y(A,B,C) = A + \overline{B+C}$$

$$\begin{aligned}\overline{Y(A,B,C)} &= \overline{A + \overline{B+C}} \\ &= \overline{A} + B \cdot C\end{aligned}$$

$$\begin{aligned}\overline{Y(A,B,C)} &= \overline{A + \overline{B+C}} \\ &= \overline{A} \cdot (B+C)\end{aligned}$$


Pull-Up Networks:

- Implement $Y(\overline{A}, \overline{B}, \overline{C})$ as-is,
- Use only PMOS transistors.
- When drawing the circuit, draw $Y(\overline{A}, \overline{B}, \overline{C})$

Pull-Down Network

- Implement the complement, $\overline{Y(A,B,C)}$

Lab 1 CMOS Circuit:



The inputs in the p.u. & p.d. network are the same.

PMOS/NMOS transistors

How to implement a logic function F in CMOS

Pull up network

- Implement the logic function F *as is*.
- Use PMOS transistors only.
- **In practice:** complement all inputs, i.e., design $F(\bar{A}, \bar{B}, \bar{C})$.

Pull down network

- Implement the complement of the logic function $\bar{F}$.
- Use NMOS transistors only.
- **In practice:** keep inputs un-inverted, i.e., design $\overline{F(A, B, C)}$.


Lab truth table

A	B	C	$B + C$	$\overline{B + C}$	Y
0	0	0	0	1	1
0	0	1	1	0	0
0	1	0	1	0	0
0	1	1	1	0	0
1	0	0	0	1	1
1	0	1	1	0	1
1	1	0	1	0	1
1	1	1	1	0	1

<https://tinyurl.com/22jhm9on>

Correct Notation In Summary:

Pmos
only




CMOS Review

The systematic approach to CMOS design

Logic Gates (Speedrun)

AND Gate




A	B	Q
0	0	0
0	1	0
1	0	0
1	1	1

OR Gate



A	B	Q
0	0	0
0	1	1
1	0	1
1	1	1

NAND




A	B	Q
0	0	1
0	1	1
1	0	1
1	1	0

Fun Fact


De Morgan's




NOR



A	B	Q
0	0	1
0	1	0
1	0	0
1	1	0



XOR



A	B	Q
0	0	0
0	1	1
1	0	1
1	1	0

Karnaugh Maps, Continued

Example from the ground up

Example from the ground up

Suppose you want to build a *digital system*. Suppose that you figure out how to express the thing that you want your system to **do in words** like this:

$$F = \begin{cases} 1 & \text{at least two inputs are false} \\ 0 & \text{otherwise} \end{cases}$$

You all now have the tools to design the entire system! Steps:

- 1 Find the simplest way to represent F using a K-map
- 2 Build a gate-level schematic for your design
- 3 Build a CMOS level schematic for your design

Big-picture example of Exam 1 material i

Truth table

$$F = \begin{cases} 1 & \text{at least two inputs are false} \\ 0 & \text{otherwise} \end{cases}$$

Step 1: construct truth table using word logic

A	B	C	F
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0

Big-picture example of Exam 1 material ii


		<i>BC</i>			
		<i>Q0</i>	<i>Q1</i>	<i>11</i>	<i>10</i>
<i>A</i>	0				
	1				

Step 2: Create an empty K-map to populate with your truth table.

K-maps

- It is up to your taste which variables to put on which side.
- Split your variables split to form a $2^{\#inputs}$ rectangle.
- The ordering of the binaries is called the "Gray code"

Big-picture example of Exam 1 material iii



Big-picture example of Exam 1 material iii

→ Groupings of 1's of size $\equiv$ some power of 2: $2^0, 2^1, 2^2, \dots$

		BC			
		00	01	11	10
A	0	1	1	0	1
	1	1	0	0	0


$$F = \overline{B} \cdot \overline{C} + \overline{A} \cdot \overline{B} + \overline{A} \cdot \overline{C}$$

Step 3: Populate your K-Map
using Gray Coding.

A	B	C	F
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0

$$F(A, B, C) = \begin{cases} 1 & \text{when 2 are true} \\ 0 & \text{o.w.} \end{cases}$$

A	B	C	F
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1




$$\Rightarrow F = AC + AB + BC$$

AW2. P1


$$H = \overline{B+S} = \overline{P+V} = \overline{P} \cdot \overline{V}$$

$$S = P \oplus V = \underline{P\overline{V} + \overline{P}V}$$

$$\underline{B = P \cdot V}$$



U P



Big-picture example of Exam 1 material iv

Design the smallest number of largest groups that you can form.

BC

	00	01	11	10
A 0	1	1	0	1
A 1	1	0	0	0

Step 4: Find the simplest form by grouping graphically:

$$F = \bar{A} \cdot \bar{B} + \bar{A} \cdot \bar{C} + \bar{B} \cdot \bar{C}.$$

K-maps

- It is up to your taste which variables to put on which side.
- Note the “**donut action**” creating the **yellow** group between m_0, m_2 squares across a 3rd dimension.
- **Warning:** You can only create 1s groups that sizes of powers of 2, e.g.: 1, 2, 4,

Example 2

Using a K-map, simplify the following logic function:

$$F = \bar{A} \cdot B \cdot C + A \cdot \bar{B} \cdot C + A \cdot B \cdot \bar{C} + A \cdot B \cdot C$$

Why? It's very difficult to do this with Boolean Algebra. Answer: $AB + BC + AC$

Note on “Don’t-Cares”

Gate level schematic

Gate-level schematic:

CMOS schematic:

HW1 review

HW1 Problem 1

Example: How to make HW1 Problem 1 in real life with CMOS

HW1 Problem 2

HW1 Problem 3