

ECE 2020 Lecture 4: Transistors, CMOS circuits

Instructor: Samuel Talkington

September 5, 2024

Logistics

- Adjusted Friday office hours this week: 12:30pm-2:00pm in person.
- First homework assignment was due last night. Great work! ✓ :)
- Coming soon:
 - Tonight: HW 2—due September 17th **with optional 2 day extension** to Thursday, September 19th.
 - Tonight: Updated course schedule.
 - Weekend: Pre-lab worksheet—due September 12th before class.
- Schedule for the next two weeks:
 - First lab next Thursday, September 12th, in-class.
 - First exam, September 19th, in-class.













Agenda

Today's agenda

Going down one *layer of abstraction*:

- Transistors ✓
- NMOS vs PMOS ✓
- Inverters ↩
- Pull-up and pull-down networks
- CMOS circuits

CIRCUIT SYMBOLS

	DRAWBRIDGE		BATTERY
	OVERPASS		BAERTTY
	POGO STICK		BATTTTTT- TTTTTERY
	EARTHQUAKE		CHECK OUT THIS REALLY COOL DIODE
	SHEEP		WAVE POOL
	TWO SHEEP IN LOVE TRAPPED ON OPPOSITE SIDES OF A FENCE		TROLLEY PROBLEM

Source: xkcd

Recap

Let $F : \{0,1\}^3 \rightarrow \{0,1\}$ denote the logic function:

$$\underline{F(A, B, C) = \overline{(A \cdot B + \bar{A} \cdot B \cdot \bar{C} + A \cdot C)} \cdot (A + \bar{B} \cdot \bar{C})}$$

Simplify this function as much as possible using Boolean Algebra theorems.

Note that

$$\begin{aligned} F(A, B, C) &= \overline{(A \cdot B + \bar{A} \cdot B \cdot \bar{C} + A \cdot C)} \cdot (A + \overline{B \cdot C}) \\ &\stackrel{(1)}{=} \left(\overline{(A \cdot B)} \cdot \overline{(\bar{A} \cdot B \cdot \bar{C})} \cdot \overline{(A \cdot C)} \right) \cdot (A + \overline{B \cdot C}) \\ &\stackrel{(2)}{=} ((\bar{A} + \bar{B}) \cdot (A + \bar{B} + C) \cdot (\bar{A} + \bar{C})) \cdot (A + \overline{B \cdot C}) \\ &\stackrel{(3)}{=} \left(\left(\underbrace{\bar{A} \cdot A}_{=0} + \bar{A} \cdot \bar{B} + \bar{A} \cdot C + \bar{B} \cdot A + \underbrace{\bar{B} \cdot \bar{B}}_{=\bar{B}} + \bar{B} \cdot C \right) \cdot (\bar{A} + \bar{C}) \right) \cdot (A + \overline{B \cdot C}) \\ &= \left(\left(\bar{A} \cdot C + \underbrace{\bar{B} \cdot A + \bar{B} + \bar{B} \cdot C + \bar{A} \cdot \bar{B}}_{\substack{=\bar{B} \\ =\bar{B} + \bar{B} \cdot C = \bar{B} \\ =\bar{B} + \bar{A} \cdot \bar{B} = \bar{B}}} \right) \cdot (\bar{A} + \bar{C}) \right) \cdot (A + \overline{B \cdot C}), \end{aligned}$$

} DeMorgan's

} Absorption

where:


Step (1) is by DeMorgan's Theorem, $\overline{X + Y + Z} = \overline{X} \cdot \overline{Y} \cdot \overline{Z}$.

Step (2) Is by DeMorgan's Theorem, $\overline{X \cdot Y \cdot Z} = \overline{X} + \overline{Y} + \overline{Z}$, applied multiple times.

Step (3) is by the distributive property, $(A + B)(C + D) = AC + AD + BC + BD$


then,

$$F(A, B, C) \stackrel{(4)}{=} (\bar{A} \cdot C + \bar{B}) \cdot (\bar{A} + \bar{C}) \cdot \underbrace{(A + \bar{B} \cdot \bar{C})}_{=A+\bar{B}+\bar{C}}$$

DeMorgan's 

$$\stackrel{(5)}{=} (\bar{A} \cdot C + \bar{B}) \cdot \left(\underbrace{\bar{A} \cdot A}_{=0} + \bar{A} \cdot \bar{B} + \bar{A} \cdot \bar{C} + \bar{C} \cdot A + \bar{C} \cdot \bar{B} + \underbrace{\bar{C} \cdot \bar{C}}_{=\bar{C}} \right) \leftarrow$$

$$= (\bar{A} \cdot C + \bar{B}) \cdot \left(\bar{A} \cdot \bar{B} + \bar{A} \cdot \bar{C} + \underbrace{\bar{C} \cdot A + \bar{C} \cdot \bar{B}}_{=\bar{C}} + \bar{C} \right)$$

Absorption 

$$\underbrace{\quad \quad \quad}_{=\bar{A} \cdot \bar{C} + \bar{C} = \bar{C}}$$

$$\stackrel{(6)}{=} (\bar{A} \cdot C + \bar{B}) \cdot (\bar{A} \cdot \bar{B} + \bar{C}),$$

where:

- Step (4) is by the absorption identity, $A + A \cdot B = A$, applied 3 times.
- Step (5) is by the distributive property and DeMorgan's Theorem.
- Step (6) is by the absorption property, applied 3 times.

Finally,


$$\begin{aligned}
 F(A, B, C) &\stackrel{(7)}{=} \underbrace{\bar{A} \cdot C \cdot \bar{A} \cdot \bar{B}}_{=(\bar{A} \cdot \bar{A}) \cdot C \cdot \bar{B} = \bar{A} \cdot C \cdot \bar{B}} + \underbrace{\bar{A} \cdot C \cdot \bar{C}}_{=\bar{A} \cdot (C \cdot \bar{C}) = 0} + \underbrace{\bar{B} \cdot \bar{A} \cdot \bar{B}}_{=(\bar{B} \cdot \bar{B}) \cdot \bar{A} = \bar{B} \cdot \bar{A}} + \bar{B} \cdot \bar{C} \\
 &= \boxed{\bar{A} \cdot \bar{B} \cdot C + \bar{A} \cdot \bar{B} + \bar{B} \cdot \bar{C}},
 \end{aligned}$$

where step (7) is by the distributive property.

Transistors

Electronic, Controllable
Microscopic

Motivation for transistors



Our current switching model has some flaws:

- Switching diagrams involve physically disconnecting wires
- We're assuming we have an omnipotent magical hand to control all switches

There's a better way to switch—a transistor:

- A switch that is *powered/electronic* ✱
- A switch that is *controllable*—we can make *any logic* ✱
- Very small, maybe even microscopic ✱

History of transistors

A three-way Nobel Prize!




Transistor lore

- A whole squad invented transistors at **Bell Labs**.
- It was such a massive W that 3 of them got the Nobel Prize
- It was so important that a whole new branch of Quantum Mechanics was invented (surface physics) to explain it.
- Then they got **smaller** and *smaller* and smaller...

Contemporary history of transistors

Moore's Law?



Source: The Economist

Transistors: Where are they now?

- Computer chips can have **billions** of transistors.
- Transistors/chip, speed, power used to $\times 2/\text{yr}$: "Moore's Law".
- Nowadays, some claim *Moore's Law is Dead*. * cough * NVIDIA..
- However, we are still fitting more chip in a smaller space.
(remember old laptops?)

Is Moore's Law Dead?



Group discussion question

Do you think Moore's Law is dead? Why or why not?

Why?

Why not?

↳ cloud computing

Basic electricity

Ohm's Law
Voltage = linear func.
of current

The water analogy and Ohm's law:




$$i = \frac{V_{in}}{R}$$

Voltage \equiv Pressure
Current \equiv Amount of water
Resistance \equiv Obstruction



Basic electricity

The water analogy and Ohm's law:



What is CMOS?


CMOS

A complementary metal oxide semiconductor transistor (CMOS) is a 3-terminal device that acts as a voltage-controlled resistance. It is a powered switch that can be controlled with a voltage.

In digital logic, a MOS transistor is operated so its resistance is always very high (and the transistor is “off”) or very low (and the transistor is “on”).

NMOS-Normally open switches

NMOS diagram




Digital logic

V_{gs}	switch $d \rightarrow s$	R_{ds}
high	closed	small
low	open	large

Analog logic

$$R_{ds} = \begin{cases} \text{large } \Omega & V_{gs} \leq 0 \\ \text{small } \Omega & V_{gs} > 0 \end{cases}$$

PMOS-Normally closed switches



Digital logic


v_{gs}	switch $d \rightarrow s$	R_{ds}
<u>high</u>	<u>open</u>	<u>large</u>
<u>low</u>	<u>closed</u>	<u>small</u>

Analog logic


$$R_{ds} = \begin{cases} \text{small } \Omega & v_{gs} < 0 \\ \text{large } \Omega & v_{gs} \geq 0 \end{cases}$$

Graphical analysis

NMOS (N-Type)



PMOS (P-Type)



Transistors

Transistors: They are just cool switches.

We can use NMOS and PMOS transistors to design logical operations in real life!

Question: What is switching logic for a NOT gate?

Inverters

Analog NOT Gate

Logic signal → returns complement

What is an inverter

Problem: How to draw a complemented signal $Y = \overline{X}$ in a switching logic circuit?

Solution: Use transistors as your switches, and exploit the fact that they are controllable to perform inversion.

Inverter design example


Example

Suppose you want to implement the NOT gate (aka, inverter):


$$V_{\text{out}} = \overline{V_{\text{in}}}$$

with CMOS. How would this be done?


Inverter design example




Inverter design example



Case 2! $V_{in} \approx V_{DD}$ (HIGH)




V_{in}	(P-type) Q_1	(N-type) Q_2	V_{out}
$\approx 0V$ (Low)	off	on	$\approx 5V$
$\approx 5V$ (High)	on	off	$\approx 0V$




Pull up/pull down networks

CMOS logic in general

- **Key idea:** use two complementary CMOS switching networks to implement our desired **low** and **high** outputs:
- **Pull up network (high):** Connects the output to the supply (HIGH) when needed
- **Pull down network (low):** Connects the output to the ground (LOW) when needed.



Graphical explanation of pull up/pull down



- **Key idea:** use two complementary CMOS switching networks to implement our desired **low** and **high** outputs:
- **Pull up network (high):** Connects the output to the supply (HIGH) when needed
- **Pull down network (low):** Connects the output to the ground (LOW) when needed.

Logic implementation with CMOS


Implementing a NOR gate



A	B	Q
0	0	1
0	1	0
1	0	0
1	1	0

Suppose you want to implement the NOR gate in CMOS. How do we do this?

Note:




PMOS \leftrightarrow Pull Up

NMOS \leftrightarrow Pull Down

CMOS: NOR



Pull-Up: Switching logic for Q


$$Q = \overline{A+B} = \overline{A} \cdot \overline{B}$$



Pull-Down: Switching logic for \overline{Q}

$$\overline{Q} = A+B$$





Implementing a generic logic function

Implement the following logic function in CMOS:



$$F = A \cdot \overline{(\overline{B} \cdot C)} = A \cdot (B + \overline{C})$$

$$\overline{F} = \overline{A \cdot (B + \overline{C})} = \overline{A} + (\overline{B} \cdot C)$$

CMOS: Generic logic

Pull Up: PMOS implementation of \overline{F}

Pull Down: NMOS implementation of \overline{F}



$$F = A \cdot (\overline{B} \cdot C)$$

$$= A \cdot (\overline{B + \overline{C}}) \quad (\text{DeMorgan}).$$

Implement F with PMOS in a pull-up network


Similarly,

$$\overline{F} = \overline{A} + \overline{B + \overline{C}}$$

$$= \overline{A} + \overline{B} \cdot C \quad (\text{DeMorgan}).$$


Implement \overline{F} with NMOS in a pull-down network

Only PMOS



Use a bar for inversion

Only NMOS



Participation puzzle: implement a CMOS NAND gate

Participation puzzle

Consider our friend, the NAND gate.

- Derive pull-up and pull-down expressions for a NAND gate.
- Construct a CMOS schematic for a NAND gate.
- Indicate the locations of the pull-up and pull-down networks.

Logic gate and truth table



The NAND gate

A	B	$Q = \overline{A \cdot B}$
0	0	1
0	1	1
1	0	1
1	1	0